Abstract: he paper presents a new method for memory fault tolerance through analysing the series of 80 CPUs used in space projects. The method can implement memory fault tolerance without structure switching control circuit and improves the system reliability. The paper analyses the feasibility of the method, which has been demonstrated by an example.Finally, the reliability has been analysed and the reliability comparison result with strand-by memory fault-tolerance structure in the same redundancy has been given.